This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.





United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandra, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/055,374	01/22/2002	Allen C. Wynn	016295.0746 (DC-03254)	7599
75	90 07/15/2004	·	EXAM	INER
Baker Botts L.L.P. One Shell Plaza			WILSON, YOLANDA L	
910 Louisiana	•		ART UNIT	PAPER NUMBER
Houston, TX 77002-4995			2113	
			DATE MAILED: 07/15/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.

8

	Application No.	Applicant(s)	
			\mathcal{A}
Office Action Summary	10/055,374	WYNN ET AL.	
Office Action Summary	Examiner	Art Unit	
	Yolanda Wilson	2113	
The MAILING DATE of this communicatio Period for Reply	n appears on the cover sheet wi	th the correspondence add	iress
A SHORTENED STATUTORY PERIOD FOR R THE MAILING DATE OF THIS COMMUNICATI - Extensions of time may be available under the provisions of 37 C after SIX (6) MONTHS from the mailing date of this communicati - If the period for reply specified above is less than thirty (30) days - If NO period for reply is specified above, the maximum statutory [- Failure to reply within the set or extended period for reply will, by Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	ON. FR 1.136(a). In no event, however, may a reon. a reply within the statutory minimum of thirty period will apply and will expire SIX (6) MON statute, cause the application to become AB	eply be timely filed y (30) days will be considered timely THS from the mailing date of this co ANDONED (35 U.S.C. § 133).	mmunication.
Status			
1) Responsive to communication(s) filed on	22 January 2002.		
2a)☐ This action is FINAL . 2b)☐	This action is non-final.		
3) Since this application is in condition for al closed in accordance with the practice un	-		merits is
Disposition of Claims			
4)⊠ Claim(s) <u>1-21</u> is/are pending in the applic	ation.		
4a) Of the above claim(s) is/are with			
5) Claim(s) is/are allowed.			
6)⊠ Claim(s) <u>1-14 and 16-21</u> is/are rejected.			
7)⊠ Claim(s) <u>15</u> is/are objected to.			
8) Claim(s) are subject to restriction a	and/or election requirement.		
Application Papers			
9)☐ The specification is objected to by the Exa	aminer.		
10) The drawing(s) filed on is/are: a)] accepted or b)☐ objected to I	by the Examiner.	
Applicant may not request that any objection t			
Replacement drawing sheet(s) including the c			
11)☐ The oath or declaration is objected to by the	ne examiner. Note the attached	Office Action of form PT	0-152.
Priority under 35 U.S.C. § 119			
12) ☐ Acknowledgment is made of a claim for fo a) ☐ All b) ☐ Some * c) ☐ None of: 1. ☐ Certified copies of the priority docu		119(a)-(d) or (f).	
2. Certified copies of the priority docu		polication No.	
3. Copies of the certified copies of the			Stage
application from the International B			
* See the attached detailed Office action for	a list of the certified copies not	received.	
Attachment(s)			
1) Notice of References Cited (PTO-892)		ummary (PTO-413)	
 Notice of Draftsperson's Patent Drawing Review (PTO-943) Information Disclosure Statement(s) (PTO-1449 or PTO/S Paper No(s)/Mail Date <u>01/22/2002</u>. 	-/	:)/Mail Date nformal Patent Application (PTO 	-152)

Application/Control Number: 10/055,374 Page 2

Art Unit: 2113

Claim Objections

1. Claim 15 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 1,2,6,7,16,18,19.21 are rejected under 35 U.S.C. 102(b) as being anticipated by Jeddeloh (USPN 5974564A). As appears in claims 1 and 16, Jeddeloh discloses detecting a memory error in a section of computer memory; and in response to detecting the memory error instructing an operating system to discontinue use of the section of computer memory with the memory error in column 2, lines 6-25.
- 4. As per claim 2, Jeddeloh discloses detecting multiple memory modules in a system; and in response to detecting the multiple memory modules creating a greater number of memory objects to represent respective sections of the multiple memory modules in column 3, lines 40-63.
- 5. As per claims 6 and 21, Jeddeloh discloses identifying a good subsection and a bad subsection of the section of computer memory with the memory errors; creating a new memory object to represent the good subsection; and instructing the operating system that the new memory object is available for use in column 6, lines 24-29.

Art Unit: 2113

6. As per claim 7, Jeddeloh discloses wherein the operation of detecting a memory error comprises detecting that an error threshold has been exceeded in column 6, lines 33-48.

Page 3

- 7. As per claim 18, Jeddeloh discloses instructions that create multiple memory objects to represent respective sections of computer memory; the instructions to discontinue use of the section of computer memory with the memory comprise an eject event; and the eject event identifies the memory object that represents the section of computer memory with the memory error in column 2, lines 6-25 and column 3, lines 40-63.
- 8. As per claim 19, Jeddeloh discloses an eject method that disables the section of computer memory with the memory error in response to the eject event in column 2, lines 6-25.

Claim Rejections - 35 USC § 103

- 9. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 10. Claims 3,4,8,9,10,11,13,14,17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Jeddeloh in view of Treu (USPN 5245615A). As per claim 3, Jeddeloh discloses creating multiple memory objects to represent respective sections of computer memory.

Art Unit: 2113

Jeddeloh fails to explicitly state the operation of instructing the operating system to discontinue use of the section of computer memory with the memory error comprises sending an eject event from a basic input and output system (BIOS) to the operating system wherein the eject event identifies the memory object that represents the section of computer memory with the memory error.

Treu discloses this limitation in column 2, lines 3-17.

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to send an eject event from a basic input and output system (BIOS) to the operating system wherein the eject event identifies the memory object that represents the section of computer memory with the memory error. A person of ordinary skill in the art would have been motivated to send an eject event from a basic input and output system (BIOS) to the operating system wherein the eject event identifies the memory object that represents the section of computer memory with the memory error because the BIOS allows the operating system to know where the memory errors are located in memory in order to perform the proper diagnostics.

11. As per claim 4, Jeddeloh discloses in response to receiving the eject event invoking an eject method to disable the section of computer memory with the memory error in column 2, lines 6-25.

Jeddeloh fails to explicitly state receiving the eject event from the BIOS.

Treu discloses this limitation in column 2, lines 3-17.

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to receive the eject event from the BIOS. A person of

Art Unit: 2113

ordinary skill in the art would have been motivated to receive the eject event from the BIOS because the BIOS first receives error information and allows the operating system to perform the proper diagnostics after receiving the error information. Treu discloses this in column 7, lines 38-65.

12. As per claim 8, Jeddeloh discloses computer memory; a processor in communication with the computer memory; an operating system residing in the computer memory and executable by the processor; a basic input-output (BIOS) residing in the computer memory executable by the processor in column 4, lines 7-30. It is inherent for a BIOS to reside in computer memory.

Jeddeloh fails to explicitly state recovery logic in the BIOS that performs operations comprising detecting a memory error in a section of the computer memory; and in response to detecting the memory error instructing the operating system to discontinue use of computer memory with the memory error.

Treu discloses this limitation in column 2, lines 3-17 and column 7, lines 38-65

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have a basic imputer and output system (BIOS) that includes the instructions which detect the error and instruct the operating system to discontinue use of the section of memory with the error. A person of ordinary skill in the art would have been motivated to have a basic imputer and output system (BIOS) that includes the instructions which detect the error and instruct the operating system to discontinue use of the section of memory with the error because the BIOS first receives

Art Unit: 2113

error information and allows the operating system to perform the proper diagnostics after receiving the error information.

- 13. As per claim 9, Jeddeloh discloses the computer memory comprises multiple random access memory (RAM) modules; the information handling system further comprises multiple memory objects that represent respective sections of the multiple RAM modules; and the multiple memory objects are more numbers than the multiple RAM modules in column 6, lines 24-29.
- 14. As per claim 10, Jeddeloh discloses the information handling system further comprises multiple memory objects that represent respective sections of the computer memory; the recovery logic instructs the operating system to discontinue use of the section of computer memory with the memory error by sending an eject event to the operating system; and the eject event identifies the memory object that represents the section of computer memory with the memory error in column 2, lines 6-25.
- 15. As per claim 11, Jeddeloh fails to explicitly state the operating system receives the eject event from the BIOS; and in response to receiving the eject event the operating system invokes an eject method to disable the section of computer memory with the memory error.

Treu discloses this limitation in column 2, lines 3-17 and column 7, lines 38-65

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to receive the eject event from the BIOS and in response to receiving the eject event the operating system invokes an eject method to disable the section of computer memory with the memory error. A person of ordinary skill in the art

Art Unit: 2113

would have been motivated to receive the eject event from the BIOS and in response to receiving the eject event the operating system invokes an eject method to disable the section of computer memory with the memory error because the BIOS first receives error information and allows the operating system to perform the proper diagnostics after receiving the error information.

- 16. As per claim 13, Jeddeloh discloses identifying a good subsection and a bad subsection of the section of computer memory with the memory errors; creating a new memory object to represent the good subsection; and instructing the operating system that the new memory object is available for use in column 6, lines 24-29.
- 17. As per claim 14, Jeddeloh discloses a memory controller in communication with the processor and the computer memory; a memory address space that the memory controller maps to the computer memory; and wherein the information handling system maps the new memory object available for use by causing the memory controller to add a new range of memory addresses to the memory address space in column 2, lines 6-25.
- 18. As per claim 17, Jeddeloh fails to explicitly state a basic imputer and output system (BIOS) that includes the instructions which detect the error and instruct the operating system to discontinue use of the section of memory with the error.

Treu discloses this limitation in column 2, lines 3-17 and column 7, lines 38-65

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have a basic imputer and output system (BIOS) that includes the instructions which detect the error and instruct the operating system to

Art Unit: 2113

discontinue use of the section of memory with the error. A person of ordinary skill in the art would have been motivated to have a basic imputer and output system (BIOS) that includes the instructions which detect the error and instruct the operating system to discontinue use of the section of memory with the error because the BIOS first receives error information and allows the operating system to perform the proper diagnostics after receiving the error information.

19. Claims 5,20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Jeddeloh in view of ACPI Specification 2.0. As per claims 5, Jeddeloh fails to explicitly state using an advanced configuration and power interface (ACPI) eject control method to disable the section of computer memory with the memory error.

ACPI Specification 2.0 discloses this limitation on page 162, section 6.3.3.

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to use an advanced configuration and power interface (ACPI) eject control method to disable the section of computer memory with the memory error. A person of ordinary skill in the art would have been motivated to use an advanced configuration and power interface (ACPI) eject control method to disable the section of computer memory with the memory error because the ACPI eject command can disable power/data lines of a memory device after the command is invoked. ACPI specification discloses this in section 6.3.3 and on page 252, section 10.12.

20. As per claim 20, Jeddeloh fails to explicitly state the eject method comprises an advanced configuration and power interface (ACPI) eject control method.

ACPI Specification 2.0 discloses this limitation on page 162, section 6.3.3.

Art Unit: 2113

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have an advanced configuration and power interface (ACPI) eject control method. A person of ordinary skill in the art would have been motivated to have an advanced configuration and power interface (ACPI) eject control method because the ACPI eject command can disable power/data lines of a memory device after the command is invoked. ACPI specification discloses this in section 6.3.3 and on page 252, section 10.12.

21. Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over Jeddeloh in view of Treu in further view of ACPI Specification 2.0. As per claims 12, Jeddeloh and Treu fail to explicitly state using an advanced configuration and power interface (ACPI) eject control method to disable the section of computer memory with the memory error.

ACPI Specification 2.0 discloses this limitation on page 162, section 6.3.3.

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to use an advanced configuration and power interface (ACPI) eject control method to disable the section of computer memory with the memory error. A person of ordinary skill in the art would have been motivated to use an advanced configuration and power interface (ACPI) eject control method to disable the section of computer memory with the memory error because the ACPI eject command can disable power/data lines of a memory device after the command is invoked. ACPI specification discloses this in section 6.3.3 and on page 252, section 10.12.

Application/Control Number: 10/055,374 Page 10

Art Unit: 2113

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Yolanda Wilson whose telephone number is (703) 305-3298. The examiner can normally be reached on M-F (7:30-4:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Beausoliel can be reached on (703) 305-9713. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

ROBERT BEAUSOLIEL
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100